Computer system permitting mulitple write buffer read-arounds and method therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5696938
SERIAL NO

08690050

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer system is disclosed that permits multiple write buffer read-arounds. The system comprises a CPU (Central Processing Unit) for executing cycles for the computer system, a cache coupled to the CPU for storing data, a write buffer coupled to the CPU for receiving write data from the CPU, an arbiter to control bus accesses to the slave, and processing signals coupled between the cache and the write buffer for permitting the CPU to read-around the write buffer a plurality of times before the write data in the write buffer is flushed therefrom. The processing signals determine when the data stored in the write buffer is also stored in the cache, and, therefore, the cache is permitted to read-around the write buffer more than one time as long as the write buffer has the same data stored therein as exists in the cache.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADELANTE TECHNOLOGIES B VLAAN VAN DIEPENVOORDE 32 LA WAALRE 5582

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cassetti, David K Tempe, AZ 14 120
Wilson, Timothy L Phoenix, AZ 15 1137

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation