Dynamic random access memory cell having increased capacitance

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5701264
SERIAL NO

08792460

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A dynamic random access memory cell and method of fabrication thereof are disclosed. An access transistor (10) is formed in a substrate (12). The deposition of a first dielectric layer (20) follows. A plurality of conductive layers (22-30) are deposited, with alternating layers (24 and 28) having a higher dopant concentration than the other layers (22, 26 and 30). A contact hole (32) is etched through the conductive layers (22-30) and the first dielectric layer (20) to the substrate (12). A contact layer (36) is then deposited, making contact with the substrate (12) and each conductive layer (22-30). The conductive layers (22-30) and contact layer (36) are patterned with an isotropic etch selective to the higher doped layers (24 and 28). The resulting structure is a conductive member (42) with a peripheral side surface (44) having inset furrows (40) formed by the selective etching of the higher doped layers (24 and 28). A conformal capacitor dielectric (46) is formed over the conductive structure (42). A conductive plate layer (46) is formed over the capacitor dielectric (46).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALLIANCE SEMICONDUCTOR CORPORATIONSAN JOSE CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Reddy, Chitranjan N Los Altos Hills, CA 54 1207
Shrivastava, Ritu Fremont, CA 26 626

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation