Single chip controller-memory device with interbank cell replacement capability and a memory architecture and methods suitble for implementing the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 23, 1997
Grant Date -
N/A
app pub date -
Feb 1, 1996
filing date -
May 9, 1994
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A memory subsystem 300 including processing circuitry 103 and first and second banks of memory 200/201. Each bank 200/201 includes a predetermined number of primary memory cells 200 and a predetermined number of redundant memory cells 205. An address bus 202 allows processing circuitry 103 to address at least one of the primary cells 200. The redundancy bus 301 allows processing circuitry 103 to address at least one of the redundancy cells 205.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully