Interleave memory controller with a common access queue

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5701434
SERIAL NO

08405190

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer system is composed of a processor 10, a memory control circuit 70, and interleaved bank memories 41 through 44. The memory control circuit contains random access queue entries 71 through 73 commonly used by all memories 41 through 44. A bypass 80 allows direct bank access without writing memory access requests to the queue entries 71 through 73. Sequence is maintained by the in-bank access sequence assurance circuits 90. Because the queue entries 71 through 73 allow memory control without providing the number of entries in an integral multiple of the number of banks, the entire circuit scale is reduced. All bank busy circuits in the system are integrated on a single LSI to reduce delay, thereby enhancing processing speed. The bypass 80 eliminates queue read/write cycles from data access time, thereby enhancing processing speed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HITACHI, LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nakagawa, Takayuki Hadano, JP 55 813

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation