Timeout process circuit and receiver including this timout process circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5706425
SERIAL NO

08378234

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A timeout process circuit for performing a timeout detection process incorporated in a receiver, having a timer for incrementing time data indicating a current time, a memory including data table to store a reception time of the cell most recently received by the receiver, a register for storing a timeout value indicating a maximum permitted time interval of cell reception, a controller for reading out the reception time stored in the data table the controller receiving the timeout detection start signal from the timer, an adder for adding the reception time from the data table and the timeout value stored in the first register means, a comparator for comparing the result of the addition by the adder with the time data from the timer, and a decision circuit for receiving the comparison result from the comparator and deciding whether or not the cell of the frame in the reassembly is a timeout based on the comparison result. In the timeout process circuit, the reception time of the cell is stored in the data table when the cell is received by the receiver.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA TOSHIBA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Unekawa, Yasuo Kanagawa-ken, JP 6 115

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation