Method and apparatus for designing a circuit by analyzing selected artificial hardware dependencies inserted into a dynamic dependency graph

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5712791
SERIAL NO

08550800

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The disclosed method of designing a circuit includes the step of building a dependency graph for a set of computer program instructions. A set of artificial dependencies are inserted into the dependency graph to form a modified dependency graph. The artificial dependencies are hardware limitations such as register renaming limitations, branch prediction limitations, and memory disambiguation limitations. The execution performance of selected artificial dependencies of the modified dependency graph are then analyzed to generate a set of performance values. The top-ranked performance value is associated with a modified dependency graph with a selected set of hardware dependencies. A circuit specification corresponding to the modified dependency graph with the selected set of hardware dependencies is then used to fabricate a circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ORACLE AMERICA INC500 ORACLE PARKWAY REDWOOD SHORES CA 94065

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lauterbach, Gary R Los Altos Hills, CA 52 1136

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation