Multiprocessor computer system and a method for memory allocation to optimize cache coherency within the system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5715430
SERIAL NO

08768590

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multiprocessor system and method for allocating data into a cachet to minimize the amount of data transaction among the caches for achieving a cache consistency. The system has a plurality of processors, each having a cache. An outside common memory stores data and a bus line is coupled among the respective caches for transferring data among the caches and the common memory for achieving a snooping function among the caches in order to maintain cache consistency. Each processor further includes a memory space allocation controller for controlling a requested data into the cache with a predetermined cache line unit. The memory space allocation controller includes a memory space allocation requestor, a cache line size recognizer and memory space allocator for allocating memory space in accordance with instructions from both the memory space allocation requestor and the cache line size recognizer so as to allocate the requested data within a minimum cache line number.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBAMINATO-KU TOKYO 105-8001

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hirayama, Hideaki Kanagawa-ken, JP 22 700

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation