Method for processing data by utilizing hierarchical cache memories and processing system with the hierarchiacal cache memories

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5717890
SERIAL NO

08396899

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for processing data by utilizing hierarchial cache memories in a system where a lower cache is connected between a processor and a higher cache memory and the higher cache memory is in turn connected to a main memory or connected through a serial arrangement of higher cache memories to the main memory. When a cache miss occurs in the lower cache and the lower cache is full of 'dirty data', the data is not written to the main memory but instead to the higher cache. Dirty data is written into the main memory when at least all of the cache memories are filled with dirty data and a cache miss occurs.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
KABUSHIKI KAISHA TOSHIBA72-34 HORIKAWA-CHO SAIWAI-KU KAWASAKI-SHI KANAGAWA 2120013 ?2120013

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ichida, Makoto Yokohama, JP 11 113
Nogami, Kazutaka Tokyo, JP 33 912
Tanaka, Shigeru Fujisawa, JP 397 8804

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation