Delay circuit compensating for variations in delay time

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5719514
SERIAL NO

08621969

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A variable delay circuit is provided which automatically compensates for variations in delay time due to manufacturing variables. The construction is such that with variable delay gates (VD) of a reference delay time generation circuit (21), the delay time for one cycle of a designed reference clock signal (CK) is compensated using a phase comparison device (22) and a low pass filter (23). By arranging the reference delay time generation circuit (21) proximately to paths (121-124 and 141-144) which are weighted with the same variable delay gates (VD) as in the reference delay time generation circuit (21), the reference delay time generation circuit (21) and the paths (121-124 and 141-144) are given the same extent of variation. Hence variations in delay time can be compensated for using the same control signal CTR.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • YOKOGAWA ELECTRIC CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sato, Yu Tokyo, JP 24 172

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation