Performing tree additions via multiplication

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5721697
SERIAL NO

08649349

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multiplier is modified to perform a tree addition. A first value is input to the multiplier in place of a first multiplicand. The first value is a concatenation of addends upon which the tree addition is performed. A second value is input into the multiplier in place of a second multiplicand. Each bit of the second value is at logic zero except for a first subset of bits. The first subset of bits are bits of the second value, starting with the low order bit, which are at intervals equal to a bit length of each addend. Each of the first subset of bits is set to logic one. In partial product rows in the multiplier which correspond to the first subset of bits, certain partial products are forced to logic zero. This is done in such a way that all the addends for the tree addition are aligned in columns of the multiplier. The partial products are then summed to produce a result.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPHOUSTON, TX8719

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lee, Ruby Bei-Loh Los Altos Hills, CA 5 126

Cited Art Landscape

Patent Info (Count) # Cites Year
 
SAMSUNG ELECTRONICS CO., LTD. (1)
* 5095457 Digital multiplier employing CMOS transistors 154 1990
 
ZORAN CORPORATION (1)
* 4736335 Multiplier-accumulator circuit using latched sums and carries 66 1984
 
MOTOROLA, INC. (1)
* 4369500 High speed NXM bit digital, repeated addition type multiplying circuit 23 1980
* Cited By Examiner

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
Other [Check patent profile for assignment information] (1)
* 2009/0265,409 PROCESSOR FOR PERFORMING MULTIPLY-ADD OPERATIONS ON PACKED DATA 2 2009
 
INTEL CORPORATION (22)
6418529 Apparatus and method for performing intra-add operation 51 1998
* 6377970 Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry 102 1998
6243803 Method and apparatus for computing a packed absolute differences with plurality of sign bits using SIMD add circuitry 32 1998
7516307 Processor for computing a packed sum of absolute differences and packed multiply-add 10 2001
7424505 Method and apparatus for performing multiply-add operations on packed data 2 2001
* 2002/0059,355 Method and apparatus for performing multiply-add operations on packed data 28 2001
6961845 System to perform horizontal additions 5 2002
7430578 Method and apparatus for performing multiply-add operations on packed byte data 50 2003
7395298 Method and apparatus for performing multiply-add operations on packed data 53 2003
7395302 Method and apparatus for performing horizontal addition and subtraction 1 2003
7392275 Method and apparatus for performing efficient transformations with horizontal addition and subtraction 1 2003
* 2004/0117,422 Method and apparatus for performing multiply-add operations on packed data 4 2003
* 2004/0073,589 Method and apparatus for performing multiply-add operations on packed byte data 1 2003
* 2004/0059,889 Method and apparatus for performing efficient transformations with horizontal addition and subtraction 3 2003
7509367 Method and apparatus for performing multiply-add operations on packed data 0 2004
8185571 Processor for performing multiply-add operations on packed data 1 2009
8626814 Method and apparatus for performing multiply-add operations on packed data 0 2011
8725787 Processor for performing multiply-add operations on packed data 0 2012
8396915 Processor for performing multiply-add operations on packed data 3 2012
8495123 Processor for performing multiply-add operations on packed data 0 2012
8793299 Processor for performing multiply-add operations on packed data 0 2013
8745119 Processor for performing multiply-add operations on packed data 0 2013
 
VENTURE LENDING & LEASING IV, V (2)
* 2009/0077,145 Reconfigurable arithmetic unit 5 2007
* 2009/0077,153 Reconfigurable arithmetic unit 0 2007
 
FIRQUEST LLC (1)
* 9355066 Accelerated calculation of array statistics 0 2013
* Cited By Examiner