Array of solder pads on an integrated circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5731223
SERIAL NO

08719266

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a die structure which allows some or all routing to be performed in an integrated circuit packaging substrate (e.g., a package or circuit board). The packaging substrate acts as one or more interconnect levels. The die and packaging substrate arrangement takes the form of a flip chip design in which multiple solder bumps are formed on an active surface of the die. The active surface is largely or fully 'populated' with such solder bumps to allow electrical connection to the packaging substrate at many different sites, depending upon the specific design employed. The solder bumps are electrically connected to various device elements or circuit components on the die itself. In this manner, many different integrated circuit designs may be implemented with the die (in the manner of a gate array) by employing different routing arrangements in the packaging substrate and allowing contact with subsets of the solder pad array.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Padmanabhan, Gobi R Sunnyvale, CA 32 740

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation