
US Patent No: 5,740,404
Number of patents in Portfolio can not be more than 2000
Digital signal processor with on-chip select decoder and wait state generator
Stats
-
Apr 14, 1998
Issued date -
Sep 27, 1993
filing date -
08/127,682
serial no -
Expired
status
Importance
Abstract
A digital signal processor (DSP) provides an improvement in the interfacing and sharing of external memory devices. Specifically, the digital signal processor is provided with a parallel interface for communicating with external memory devices, a chip select decoder located on-chip for selectably enabling external memory devices, and a wait status controller for holding processor operation until the selected memory device is ready. The memory architecture is configurable for internal or external wait state generation and memory sharing with other DSPs so that a plurality of varying speed memory devices may be accessed. The chip select decoder includes a programmable register for storing a mode configuration word for defining a plurality of external memory configurations.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 4,498,135 Microcomputer with accumulator addressing | 18 | 1982 | |
| 4,819,164 Variable frequency microprocessor clock generator | 83 | 1983 | |
| 4,503,500 Microcomputer with bus interchange module | 16 | 1984 | |
| 4,631,659 Memory interface with automatic delay state | 58 | 1985 | |
| 5,155,812 Devices and method for generating and using systems, software waitstates on address boundaries in data processing | 149 | 1989 | |
|
|
|||
| 5,151,986 Microcomputer with on-board chip selects and programmable bus stretching | 56 | 1987 | |
| 5,448,744 Integrated circuit microprocessor with programmable chip select logic | 42 | 1989 | |
|
|
|||
| 5,057,996 Waitable object creation system and method in an object based computer operating system | 143 | 1989 | |
| 5,253,355 Apparatus and method for developing wait states during addressing operation by using unused address bits | 6 | 1990 | |
|
|
|||
| 5,463,756 Memory control unit and associated method for changing the number of wait states using both fixed and variable delay times based upon memory characteristics | 13 | 1993 | |
| 5,325,521 Wait control device | 21 | 1993 | |
|
|
|||
| 4,692,895 Microprocessor peripheral access control circuit | 10 | 1983 | |
|
|
|||
| 4,520,458 Apparatus for controlling writing of data into a memory having different read and write times | 24 | 1983 | |
|
|
|||
| 5,070,473 Microprocessor | 44 | 1987 | |
|
|
|||
| 4,958,276 Single chip processor | 18 | 1987 | |
|
|
|||
| 4,535,404 Method and apparatus for addressing a peripheral interface by mapping into memory address space | 32 | 1982 | |
|
|
|||
| 4,245,305 Direct memory access control device | 18 | 1978 | |
|
|
|||
| 5,313,621 Programmable wait states generator for a microprocessor and computer system utilizing it | 12 | 1993 | |
|
|
|||
| 4,636,656 Circuit for selectively extending a cycle of a clock signal | 17 | 1984 | |
|
|
|||
| 4,853,847 Data processor with wait control allowing high speed access | 16 | 1987 | |
|
|
|||
| 4,935,867 Signal processor memory management unit with indirect addressing using selectable offsets and modulo values for indexed address calculations | 49 | 1986 | |
|
|
|||
| 4,502,117 DMA Bus load varying unit | 21 | 1983 | |
|
|
|||
| 4,992,960 Apparatus for processing image data for displaying an image on a display unit | 16 | 1987 | |