Two-step planarization process using chemical-mechanical polishing and reactive-ion-etching

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5747382
SERIAL NO

08719232

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A novel method is presented to form and planarize an inter-metal-dielectric(IMD) layer of an integrated circuit with two or more levels of interconnection metallurgy. The method utilizes chemical-mechanical-polishing(CMP) followed by reactive-ion-etching(RIE) to first planarize and then etch back a deposited IMD layer. Metal line spacings of less than 1.5 microns produce voids in the IMD even when spin-on-glass(SOG) is used to partially fill the spaces prior to IMD deposition. These voids, which contain organic residues and debris, can produce eruptions of material during several subsequent processing steps. The method of this invention attenuates and de-activates these voids, rendering them completely benign. Since CMP is only used to achieve a planar surface, risks of CMP damage to alignment marks and other features are also reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Huang, Ji-Chung Hsin-chu, TW 7 124
Huang, Yung-Sheng Hsin-chu, TW 94 2023
Lin, Chang-Song Hsin-chu, TW 8 145
Yeou, Long-Sheng Hsin-chu, TW 15 237

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation