Programming which can make threshold voltages of programmed memory cells have a narrow distribution in a nonvolatile semiconductor memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5757699
SERIAL NO

08862965

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

On programming a selected memory cell of a nonvolatile semiconductor memory, first programming (S11) of the selected memory cell is made by applying a first programming pulse to the selected memory cell to make the selected memory cell have a programmed threshold voltage (Vtm). First verification (S12) is made whether the selected memory cell has the programmed threshold voltage which is not greater than a first predetermined upper limit voltage (Vt1). When the selected memory cell has the programmed threshold voltage greater than the Vt1, the first programming is again made. When the selected memory cell has the programmed threshold voltage not greater than the Vt1, second verification (S13) is made whether the selected memory cell has the programmed threshold voltage which is not greater than a second predetermined upper limit voltage (Vt10) less than the Vt1. When the selected memory cell has the programmed threshold voltage greater than the Vt10, second programming (S13) of the selected memory cell by applying a second programming pulse different from the first programming pulse to the selected memory cell so as to make the selected memory cell have the programmed threshold voltage which is not greater than the Vt10. When the selected memory cell has the programmed threshold voltage not greater than the Vt10, programming of the selected memory cell is completed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sugawara, Hiroshi Tokyo, JP 116 1328
Takeshima, Toshio Tokyo, JP 18 425

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation