Fabrication method for integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5767011
SERIAL NO

08749081

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and resulting structure for fabricating interconnects through an integrated circuit. The method includes adding more power lines 80, 100, 151 and/or increasing the width of power lines 120 and/or adding a power bus 140 near regions of high current flow. The resulting structure also provides more metallization near regions of high current flow. Similar to the method, the resulting structure may include additional power lines 80, 100, 151 and/or wider power lines 120 and/or a power bus 140 to increase the amount of metallization. An improved routing technique is also provided. Such routing technique includes providing an initial Ucs value and then adding additional lines near high current regions to decrease the Ucs value.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
OKI SEMICONDUCTOR AN OPERATING GROUP OF OKI AMERICA INC OR OKI AMERICA INCHACKENSACK NJ

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nomura, Shuji Sunnyvale, CA 13 143
Yamamoto, Ichiro Sunnyvale, CA 77 667
Yao, Chingchi Saratoga, CA 8 159

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation