Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5768192
SERIAL NO

08681430

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A novel apparatus for and method of programming and reading a programmable read only memory (PRON) having a trapping dielectric sandwiched between two silicon dioxide layers is disclosed that greatly reduces the programming time of conventional PROM devices. Examples of the trapping dielectric are silicon oxide-silicon nitride-silicon oxide (ONO) and silicon dioxide with buried polysilicon islands. A nonconducting dielectric layer functions as an electrical charge trapping medium. This charge trapping layer is sandwiched between two layers of silicon dioxide acting as an electrical insulator. A conducting gate layer is placed over the upper silicon dioxide layer. The memory device is programmed in the conventional manner, using hot electron programming, by applying programming voltages to the gate and the drain while the source is grounded. Hot electrons are accelerated sufficiently to be injected into the region of the trapping dielectric layer near the drain. The device, however, is read in the opposite direction from which it was written, meaning voltages are applied to the gate and the source while the drain is grounded. For the same applied gate voltage, reading in the reverse direction greatly reduces the potential across the trapped charge region. This permits much shorter programming times by amplifying the effect of the charge trapped in the localized trapping region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MORGAN STANLEY SENIOR FUNDING1585 BROADWAY STREET NEW YORK NY 10036

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Eitan, Boaz Ra'anana, IL 149 7589

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation