Collect all transfers buffering mechanism utilizing passive release for a multiple bus environment

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5768545
SERIAL NO

08661438

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A collection buffering scheme for a computer system having agents of a pre-emptible bus and a non-pre-emptible bus. An agent of the non-pre-emptible bus, having a data width capability of N bits, when receiving a grant to write to the pre-emptible bus, writes instead to a collection buffer capable of holding a block of more than one N bit data segments. When the collection buffer is filled, the collection buffer writes the entire block of data segments over the pre-emptible bus to a CPU or memory of the computer system. Preferably, the collection buffer is filled when the block size is equal to the data width capability of the pre-emptible bus, such that a single write to the pre-emptible bus utilizes the entire capacity of pre-emptible in a given data transaction. Further, where the system has a CPU posting buffer, a system lock-up prevention negotiator is provided that drains and disables the CPU posting buffer during the data transaction.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BLVD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Abramson, Darren Folsom, CA 17 157
Rabe, Jeff Rancho Cordoya, CA 6 78
Solomon, Gary Hillsboro, OR 22 505

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation