Error detection and correction method and apparatus for computer memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5781568
SERIAL NO

08921766

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An S8ED system is implemented in a memory system to detect single errors involving one or more bits in a byte of subject data, stored in and retrieved from the memory system. Relationships between the subject data and parity data, which are used to detect errors in the subject data, are defined by a novel check matrix. The novel check matrix includes a number of constituent matrices, each of which includes eight (8) vectors. Each vector of a constituent matrix (i) has a number of elements which is equal to the number of parity bits used to detect errors in the subject data; (ii) is a concatenation of a building block vector, one or more instances of one of two base generating vectors, and one or more instances of the other of the two base generating vectors; and (iii) is distinct from all other vectors of the same constituent matrix. Each vector of the check matrix represents check data resulting from a single erroneous bit in either the subject data or the initial parity data and accordingly defines relationships between the subject data and the parity data. These relationships are implemented in error correction code generators to derive parity data from subject data to detect errors in the subject data.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SUN MICROSYSTEMS, INC.

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hsieh, Michael Ming-Cheng San Jose, CA 1 11

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation