Multiprocessor computer backlane bus

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5787095
SERIAL NO

08823587

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer bus includes a first original signal line, a second redundant signal line, circuitry connected to the first original signal line and the second redundant signal line for driving the first original signal line and the second redundant signal line so as to convey on each identical information, circuitry for receiving signals on the first original signal line and the second redundant signal line, and error checking circuitry for comparing the signals on the first original signal line and the second redundant signal line and for indicating an error if the signals differ. By providing redundant signals for each signal that cannot be check with parity (for example wired-OR signals), the potential for single undetected points of failure is eliminated. In accordance with another embodiment of the invention, a computer having multiple modules connected by a backplane bus.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU SIEMENS COMPUTERS LLC598 GIBRALTAR DRIVE MILPITAS CA 95035

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lloyd, Stacey Hillsboro, OR 3 67
Lynch, John Portland, OR 77 2248
Myers, Mark Portland, OR 19 495
Stout, Richard Tualatin, OR 4 118
Takasumi, Robert Hillsboro, OR 2 51

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation