Refresh counter for synchronous dynamic random access memory and method of testing the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 4, 1998
Grant Date -
N/A
app pub date -
May 23, 1997
filing date -
Jun 3, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A refresh counter for an SDRAM and a method of testing the same. An internal bank select address for the test of the refresh counter has a predetermined state in a test mode to correspond to an external bank select address in a burst mode, so that the refresh counter can simply be tested in the test mode. The refresh counter comprises a first counter circuit for outputting a least significant bit as the internal bank select address in the test mode in response to an address signal and a reset pulse signal. The address signal is generated in each automatic refresh cycle, and the reset pulse signal is generated when the present mode is set to the test mode by a mode register set command. The refresh counter further comprises n second counter circuits connected in series to the first counter circuit, for outputting n bits of a row address.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully