Method for forming high dielectric capacitor electrode structure and semiconductor memory devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5793600
SERIAL NO

08545980

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A capacitor and electrode structure comprising a PZT ferroelectric layer 17 with a primary component (Pb) and secondary component (Ti), a lower electrode layer 16 formed on the underside of the ferroelectric layer and made up of a special element (Pt) and Ti, and compounds thereof, and a diffusion barrier layer 18 which is formed on the underside of the lower electrode layer and which functions as a diffusion barrier with respect to Pb. The capacitor and the electrode structure, which may be a component of a semiconductor memory device, suppress fluctuations in the composition of the ferroelectric layer in PZT, etc., so as to maintain the intended performance of the PZT ferroelectric layer, thereby simplifying and stabilizing film fabrication, and preventing the degradation of electrical characteristics and adverse effects on lower layers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MASSACHUSETTS INSTITUTE OF TECHNOLOGY77 MASSACHUSETTS AVENUE CAMBRIDGE MA 02139

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Aoki, Katsuhiro Tsukuba, JP 61 1363
Fukuda, Yukio Toukai-mura, JP 29 1004
Nishimura, Akitoshi Tsuchiura, JP 19 624
Numata, Ken Miho-mura, JP 19 581

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation