Cell placement alteration apparatus for integrated circuit chip physical design automation system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5793644
SERIAL NO

08724025

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A large number of possible placements of cells on an integrated circuit chip are generated and evaluated to determine the placement with the highest fitness. Cells for transposition or 'swapping' within each placement using genetic algorithms are selected using greedy algorithms based on the fitness of each cell. The cell fitnesses are evaluated in terms of interconnect congestion, total net wire length or other criteria. Cells are selected for genetic crossover by sorting the cells in order of fitness and multiplying the cell fitnesses by weighting factors that increase non-linearly with rank. The cells are selected using linear random number generation such that cells with higher fitnesses have a higher probability of selection. Cells having lowest fitness are selected for mutation, and transposed to random locations, to adjacent locations, with cells having second worst fitness, to the center of mass of the respective interconnect nets, or with two or more cells in a cyclical manner.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Boyle, Douglas B Palo Alto, CA 39 2285
Jones, Edwin R Sunnyvale, CA 35 2538
Koford, James S San Jose, CA 78 4551
Rostoker, Michael D Boulder Creek, CA 204 14387
Scepanovic, Ranko Cupertino, CA 165 5904

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation