Importance

Loading Importance Indicators...

Abstract

A system and method for detecting architectural violations of strongly ordered instructions by a computer architecture under test that supports out-of-order instruction execution is presented. A synchronizer concurrently controls the execution of an architectural model, which models high-level architectural requirements of the computer architecture under test and generates correct results under all received instruction test stimuli, and a behavioral model, which models the high-level architectural requirements of the computer architecture under test and executes instruction test stimuli according to the out-f-order instruction execution behavior defined by the computer architecture. The synchronizer matches all out-of-order instruction execution effects. The synchronizer verifies the correct handling of strongly ordered instruction by the computer architecture under test by keeping track of coherency check addresses from the bus emulator to the behavioral model, each memory request issued by the behavioral model to the bus emulator for any memory address other than the coherency check address, each respective move-in of a copy of each memory address, each access of each of the logged memory addresses, and each access of each logged coherency check address. If between the issuance of a coherency check on a coherency check address and a subsequent access of the same coherency check address without a new move-in of the coherency check address, the behavioral model moves in a copy of a memory address and accesses that copy, an architectural violation in handling strongly ordered instructions by the computer architecture under test is indicated.

Loading the Abstract Image...

First Claim