Arbitration system for a shared DMA logic on a network adapter with a large number of competing priority requests having predicted latency field

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5794073
SERIAL NO

08789814

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In accordance with principles of the invention, there is provided an arbitration system for multiple requesters of a shared data transfer resource, such as a system bus or a peripheral bus. The disclosed system arbitrates among multiple classes of requesters which are divided into multiple levels of a request hierarchy. In the example embodiment, the multiple requesters include logic for processing received data from the network, logic for processing data to be transmitted onto the network, logic for moving transmit and receive descriptors between the host memory and the adapter, logic for reporting status from the adapter to the host, and logic for generating an error and maintenance status update from the adapter to the host. The new system ensures fairness between transmit and receive processes, that FIFOs associated with transmit queues are not underrun, and further that notification of non-error and maintenance status changes are processed with minimal latency.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ben-Nun, Michael Jerusalem, IL 26 1078
Ramakrishnan, Kadangode K Maynard, MA 156 6337
Roman, Peter John Hopkington, MA 4 248

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation