Hardware emulations system with delay units

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5798645
SERIAL NO

08384391

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The invention relates to an electronic hardware ASIC (Application Specific Integrated Circuit) prototyper permitting the emulation of integrated circuits or ASICs, so that testing of the component to be generated is possible in the later hardware environment. There are known in the art emulation systems comprising a matrix of configurable logic blocks, configurable 10 cells and a configurable wiring. These systems emulate the functional behavior only of the desired circuit. According to the invention, by the addition of programmable delay units into the logic cells, and by the application of programmable coupling fields with delay units to combine the logic modules formed of a multitude of logic cells, it is achieved that the time behavior of an ASIC is considered during emulation, so that a complete emulation is obtained. By purposely setting all inputs to a defined logic state, a fault emulation can be achieved. By the programmable delay units, race problems can be detected.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ZEINER MANFREDBERLIN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Budini, Michael Leibnitzstrasse 28, 1000 Berlin 12, DE 1 9
Zeiner, Manfred Winzerstrasse 57, 1000 Berlin 20, DE 1 9

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation