Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5802055
SERIAL NO

08635646

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A bus bridge circuit employs a dynamic allocation scheme that allows read transactions to be pipelined without deadlock and without the need for permanently reserving multiple buffer slots for read response transactions. The bus bridge circuit associates input and output buffers with a node and includes a state machine to monitor the number and type of transaction packets currently in slots that make up the buffers. In particular, the state machine monitors the number of transaction packets loaded in the output buffer slots, the number of outstanding read transactions for the node, and the number of read response transactions currently loaded in the output buffer. The state machine then allows the node to load a READ or WRITE transaction only if the monitored data indicates at least one of the buffer slots will be available to service a READ RESPONSE subsequently loaded by the node. The state machine launches READs to the node only when an unallocated buffer slot is available to service the corresponding READ RESPONSE.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
APPLE INCONE APPLE PARK WAY CUPERTINO CA 95014

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Flaig, Charles M Cupertino, CA 11 421
Kelly, James D Aptos, CA 74 1222
Krein, William Todd San Jose, CA 7 386

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation