US Patent No: 5,805,927
Number of patents in Portfolio can not be more than 2000
Direct memory access channel architecture and method for reception of network information
Stats
-
Sep 8, 1998
Issued date -
Sep 24, 1997
filing date -
08/936,806
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
An ethernet receive channel, corresponding to an ethernet controller, is contained within a direct memory access (DMA) controller. The DMA controller is connected to the CPU bus of a computer system through a bus interface and is also connected to an I/O bus, which is coupled to one or more I/O controllers, including an ethernet controller. The ethernet receive channel contains a buffer and multiple register sets storing the number of packets to be received for a particular DMA transfer, the address where the next byte of the incoming ethernet packet will be written in memory, and control information for the transfer. The address registers are initially programmed with the starting location for the transfer in main memory, which correspond to segments within chains of contiguous physical memory. During a transfer, the address registers are updated to contain the location where the next portion of the incoming ethernet packet will be written in memory.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 4,658,350 Extended addressing apparatus and method for direct storage access devices | 26 | 1983 | |
| 5,450,559 Microcomputer system employing address offset mechanism to increase the supported cache memory capacity | 5 | 1991 | |
| 5,255,374 Bus interface logic for computer system having dual bus architecture | 55 | 1992 | |
| 5,287,457 Computer system DMA transfer | 25 | 1992 | |
| 5,241,661 DMA access arbitration device in which CPU can arbitrate on behalf of attachment having no arbiter | 12 | 1992 | |
| 5,396,602 Arbitration logic for multiple bus computer system | 138 | 1993 | |
| 5,450,551 System direct memory access (DMA) support logic for PCI based computer system | 114 | 1993 | |
|
|
|||
| 4,730,248 Subroutine link control system and apparatus therefor in a data processing apparatus | 32 | 1984 | |
| 5,111,425 Single chip communication data processor with direct memory access controller having a channel control circuit | 42 | 1990 | |
| 5,345,566 Method and apparatus for controlling dual bus system | 56 | 1992 | |
|
|
|||
| 4,878,166 Direct memory access apparatus and methods for transferring data between buses having different performance characteristics | 106 | 1987 | |
| 5,142,672 Data transfer controller incorporating direct memory access channels and address mapped input/output windows | 46 | 1987 | |
|
|
|||
| 5,187,780 Dual-path computer interconnect system with zone manager for packet memory | 30 | 1989 | |
| 5,185,877 Protocol for transfer of DMA data | 33 | 1989 | |
|
|
|||
| 5,381,538 DMA controller including a FIFO register and a residual register for data buffering and having different operating modes | 67 | 1991 | |
| 5,404,522 System for constructing a partitioned queue of DMA data transfer requests for movements of data between a host processor and a digital signal processor | 57 | 1993 | |
|
|
|||
| 5,287,471 Data transfer controller using direct memory access method | 19 | 1990 | |
| 5,497,501 DMA controller using a predetermined number of transfers per request | 27 | 1993 | |
|
|
|||
| 5,305,317 Local area network adaptive circuit for multiple network types | 69 | 1992 | |
| 5,319,792 Modem having first and second registers enabling both to concurrently receive identical information in one context and disabling one to retain the information in a next context | 107 | 1992 | |
|
|
|||
| 5,291,582 Apparatus for performing direct memory access with stride | 23 | 1992 | |
|
|
|||
| 4,831,523 Multiple DMA controller chip sequencer | 48 | 1988 | |
|
|
|||
| 5,212,795 Programmable DMA controller | 80 | 1992 | |
|
|
|||
| 5,373,493 Apparatus for digitally recording reproducing and editing an audio signal | 22 | 1992 | |
|
|
|||
| 5,530,902 Data packet switching system having DMA controller, service arbiter, buffer type managers, and buffer managers for managing data transfer to provide less processor intervention | 38 | 1993 | |
|
|
|||
| 5,056,011 Direct memory access controller with expedited error control | 18 | 1989 | |
|
|
|||
| 5,355,452 Dual bus local area network interfacing system | 9 | 1992 | |
|
|
|||
| 5,452,432 Partially resettable, segmented DMA counter | 91 | 1993 | |
|
|
|||
| 5,493,687 RISC microprocessor architecture implementing multiple typed register sets | 52 | 1991 | |
|
|
|||
| 5,155,830 Data processing system capable of performing a direct memory access transfer of data stored in a physical area in a memory | 17 | 1989 | |
|
|
|||
| 5,228,130 Multi-channel peripheral interface using selectively flaggable channel register sets for concurrent write in response to any selected channel register write instruction | 15 | 1991 | |
|
|
|||
| 5,175,825 High speed, flexible source/destination data burst direct memory access controller | 43 | 1990 | |
|
|
|||
| 5,369,748 Bus arbitration in a dual-bus architecture where one bus has relatively high latency | 47 | 1991 | |
|
|
|||
| 4,811,306 DMA control device for the transmission of data between a data transmitter | 20 | 1986 | |
|
|
|||
| 5,388,217 Distributing system for multi-processor input and output using channel adapters | 19 | 1991 | |
|
|
|||
| 4,935,868 Multiple port bus interface controller with slave bus | 47 | 1988 | |
|
|
|||
| 5,485,584 Apparatus for simulating a stack structure using a single register and a counter to provide transmit status in a programmed I/O ethernet adapter with early interrupts | 36 | 1995 | |
|
|
|||
| 5,594,723 ATM information system and multiplexer for assigning and controlling access time | 10 | 1994 | |
|
|
|||
| 4,695,952 Dual redundant bus interface circuit architecture | 44 | 1984 | |