Purge control for ON-chip cache memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5809274
SERIAL NO

08886464

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A data processor for executing instructions using operand data stored in a main memory includes an instruction control unit having a first associative memory storing instructions read out from the main memory. The data processor also includes an instruction controller reading out an instruction from the first associative memory when the instructioon is present in the first associative memory and reading an instruction from the main memory when the instruction is not present in the first associative memory. The controller also has as an output the instruction to be executed. An instruction execution unit has a second associative memory storing operand data read out from the main memory. An instruction executioner executes the instruction by using operand data read out from the second associative memory when the operand data is present in the second associative memory and from the main memory when the operand data is not present in the second associative memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HITACHI, LTD.;HITACHI MICROCOMPUTER ENGINEERING, LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hanawa, Makoto Kokubunji, JP 36 478
Hasegawa, Atsushi Koganei, JP 179 1952
Kawasaki, Ikuya Kodaira, JP 45 1236
Nishimukai, Tadahiko Sagamihara, JP 37 643
Uchiyama, Kunio Hachioji, JP 76 1692

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation