Symmetrical vertical lightly doped drain transistor and method of forming the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5814861
SERIAL NO

08733311

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A symmetrical vertical lightly doped drain metal oxide semiconductor field effect transistor (VLDD MOSFET) is formed on a semiconductor substrate. The substrate includes a first region having a generally planar upper surface and a second region, projecting upwardly from the first region and having a generally planar upper surface, the second substrate region having opposed sidewalls generally normal to the upper surface of the first substrate region. A gate electrode is formed through an insulating film on the upper surface of the second substrate region, source/drain impurity regions are formed in the substrate on opposite sides of said gate electrode, and a channel region is formed under the gate electrode between the source/drain regions. Contours of equal ion concentration in the source/drain regions are non-Gaussian and an interface between the channel region and each source/drain region is generally linear beneath the gate electrode adjacent the opposing sidewalls of the second substrate region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI ELECTRONICS AMERICA INC1050 EAST ARQUES AVENUE SUNNYVALE CA 94086

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Schunke, J Neil Durham, NC 6 39
Taylor, Thomas S Durham, NC 20 248
Zaterka, David Durham, NC 3 16

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation