Fail-safe distributive processing method for producing a highest fitness cell placement for an integrated circuit chip

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5815403
SERIAL NO

08229954

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A physical design automation system for producing a highest fitness cell placement for an integrated circuit chip includes a decomposition/recomposition processor for decomposing a cell placement optimization process into a plurality of tasks and recomposing the highest fitness cell placement from results of performing the tasks. A plurality of worker processors independently perform the tasks and produce results. A host processor distributively assigns the tasks to the worker processors in response to work requests received therefrom. Each worker processor sends a work request to the host processor after completing a task. The host processor maintains a list of unassigned tasks, assigned tasks and completed tasks, and revises the list to redesignate assigned tasks as unassigned tasks upon determining that the list includes no unassigned tasks and at least one assigned task, thus making the system immune to the failure of one or more processors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Boyle, Douglas B Palo Alto, CA 39 2285
Jones, Edwin R Sunnyvale, CA 35 2538
Koford, James S San Jose, CA 78 4551
Rostoker, Michael D Boulder Creek, CA 204 14387
Scepanovic, Ranko Cupertino, CA 165 5904

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation