System for handling interrupts in a computer system using asic reset input line coupled to set of status circuits for presetting values in the status circuits
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 29, 1998
Grant Date -
N/A
app pub date -
Feb 1, 1996
filing date -
Feb 1, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The present invention provides an interrupt register for handling interrupt requests received from external devices at a common interrupt terminal of a CPU. The invention provides inputs, outputs, and storage means as part of the interrupt register. The interrupt register inputs and outputs are used for communication with both the external devices and CPU to prevent mishandling of the interrupt requests.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully