High-yield methods of fabricating large substrate capacitors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5817533
SERIAL NO

08692800

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Described are methods of manufacturing large substrate capacitors for multi-chip module applications and the like using procedures compatible with common semiconductor fabrication procedures. A capacitor is formed where the top electrode thereof is divided into a plurality of segmented pads which are initially electrically isolated from one another. Each segmented pad forms a capacitor with the underlying dielectric layer and bottom capacitor electrode. Each segmented capacitor is electrically tested, and defective ones are identified. A conductive layer is thereafter formed over the segmented pads such that the conductive layer is electrically isolated from the pads of defective capacitors. The conductive layer electrically couples the good capacitors in parallel to form a high-value bypass capacitor which has low parasitic inductance. Large embedded MCM bypass capacitors can thereby be fabricated with minimal impact to the overall manufacturing yield. Novel testing methods within a scanning electron microscope environment are also disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FUJITSU LIMITED1-1 KAMIKODANAKA 4-CHOME NAKAHARA-KU KAWASAKI-SHI KANAGAWA 2118588 ?2118588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Peters, Michael G Santa Clara, CA 29 1576
Sen, Bidyut K Milpitas, CA 10 195
Wang, Wen-chou Vincent Cupertino, CA 45 2599
Wheeler, Richard L San Jose, CA 22 468

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation