Method and apparatus for testing the data output system of a memory system

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5826006
SERIAL NO

08724572

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus for testing or verifying proper operation of a data output system of a memory system are provided. A known data signal is applied to a bit line, independent of the memory cells of the memory system associated with the bit line. Expected outputs of the data output system are determined based upon the formation or configuration of the data output system and the known data signal. Following application of the known data signal to the bit line, actual outputs of the data output system are compared to the expected outputs to verify proper operation of the data output system.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTERNATIONAL BUSINESS MACHINES CORPORATIONNEW ORCHARD ROAD ARMONK NY 10504

International Classification(s)

  • Non-US Classification not provided for expired patents

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Saitoh, Toshiharu South Burlington, VT 10 131

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • Citation Ranking not provided for expired patents

Forward Cite Landscape

Load Citation