Programmable logic array integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5828229
SERIAL NO

08847004

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ('LABs'). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors. A relatively large block of random access memory ('RAM') may be provided on the device for use as read-only memory ('ROM') or RAM during operation of the device to perform logic. The RAM block is connected in the circuitry of the device so that it can be programmed and verified compatibly with other memory on the device. Thereafter the circuitry of the RAM block allows it to be switched over to operation as RAM or ROM during logic operation of the device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALTERA CORPORATION (A CORPORATION OF DELAWARE)101 INNOVATION DRIVE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ahanin, Bahram San Francisco, CA 32 2755
Chang, Wanli Saratoga, CA 28 565
Cliff, Richard G Milpitas, CA 156 7857
Cope, L Todd San Jose, CA 36 2180
Huang, Joseph San Jose, CA 231 4929
Leong, William San Francisco, CA 49 1506
McClintock, Cameron Mountain View, CA 57 2303
Sung, Chiakang Milpitas, CA 197 3498
Watson, James Allen Santa Clara, CA 1 160

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation