Worm-hole run-time reconfigurable processor field programmable gate array (FPGA)

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5828858
SERIAL NO

08714348

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Higher performance is gained through a new architecture which implements a new method of computational resource allocation, utilization and programming based on the concept of Worm-hole Run-Time Reconfiguration (RTR). A stream-driven Worm-hole RTR methodology extends contemporary data-flow paradigms to utilize the dynamic creation of operators and pathways, based upon stream processing in which parcels of data move through custom created pathways and interact with other parcels to achieve the desired computation. These parcels independently allocate the necessary computing resources and data paths as they navigate through the platform. The Worm-hole RTR platform consists of a large number of configurable functional units that perform the custom computations and rich, configurable interconnection pathways between the functional units. Once a computational pathway has been established (sensitized) by the head of the stream parcel, data are processed through the pathway with zero overhead. All ports entering the computing platform serve both to configure operations and pathways and to pass computational data streams. As a result, programming and configuration is not limited to a single port. Configuration through multiple independent ports allows greater concurrency, faster reconfiguration, and fewer computational dependencies, all with relatively low cost in silicon.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VIRGINIA TECH INTELLECTUAL PROPERTIES INC901 PRICES FORK ROAD 3RD FLOOR VIRGINIA TECH HOLTZMAN ALUMNI CENTER BLACKSBURG VA 24061

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Athanas, Peter Blacksburg, VA 2 222
Bittner, Jr Ray A Blacksburg, VA 6 228

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation