System for performing DMA transfer with a pipeline control switching such that the first storage area contains location of a buffer for subsequent transfer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5828903
SERIAL NO

08751340

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention teaches a new system for transferring data between a network and hosts coupled to the network. The system uses an adapter, that is coupled between the host and the network, to allow segmenting and reassembling cells directly in the host memory. The present invention also teaches a pipelined DMA architecture to overcome the problem of the interruption of the DMA operation when switching from one virtual circuit to the next. This architecture depends on fast access to a local memory used for storing buffer descriptors for each virtual circuit. In this architecture, a two stage pipeline is used with the first stage performing the local memory access while the second stage performs the DMA transfers. When the pipeline is filled, both stages will operate in parallel yielding significant gain in performance due to continuous operation of the DMA.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATIONSANTA CLARA CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kahn, Kevin C Portland, OR 18 1059
Mighani, Farhad San Jose, CA 6 305
Sadger, Haim Sunnyvale, CA 1 92
Sethuram, Jay Saratoga, CA 11 330

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation