Termination circuit with power-down mode for use in circuit module architecture

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5831467
SERIAL NO

08689431

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A bus line termination circuit for limiting signal swing on a bus line to a reduced CMOS-swing. The termination circuit includes a switch and a first resistor connected in series between the bus line and a first voltage supply, and a second resistor connected in series between the bus line and a second voltage supply. The values of the first and second resistors are selected such that a termination voltage equal to the average of the first and second supply voltages exists on the bus line. The bus line is further connected to a receiver circuit having a threshold voltage equal to the average of the first and second supply voltages. The switch is controlled to disconnect the bus line from the first voltage supply when the bus line is in an inactive state. In an alternative embodiment, a termination circuit includes one or more voltage regulator circuits, each being coupled to the first and second voltage supplies. A clamping resistor coupled each voltage regulator circuit to the bus line. The voltage regulators are disabled when the bus line is in an inactive state.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MOSYS INC3301 OLCOTT ST LEGAL DEPT SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hsu, Fu-Chieh Saratoga, CA 77 4439
Leung, Wingyu Cupertino, CA 104 5518

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation