Self regulating temperature/performance/voltage scheme for micros (X86)
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 3, 1998
Grant Date -
N/A
app pub date -
Dec 23, 1996
filing date -
Dec 23, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A processor which optimizes performance opportunistically by using a hierarchy of variables comprising voltage, clocking and the operations being performed by the processor or its system. The invention accomplishes performance optimization by defining various states with the goal that the processor stays in an optimal performance state of accelerated voltage and clock when the processor executional units are operating. The states are selected by a logic network based on information that is provided by temperature sensors and a performance control. The logic network can be envisioned as an UP-DOWN counter. The counter can be advanced UP or DOWN the state 'ladder' as the conditions warrant.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully