Plastic molded semiconductor package and method of manufacturing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5834340
SERIAL NO

08977666

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A pad electrode is formed on a main surface of a semiconductor chip. A passivation film, which covers a surface portion of the pad electrode, is formed on the main surface of the semiconductor chip. An internal connection conductor is formed on a surface portion of the pad electrode. The semiconductor chip is covered with a molding resin which exposes only a top surface of the internal connection conductor. An external connection conductor is formed on a top surface of the internal connection conductor. The external connection conductor has a substantially flat top surface. Thereby, a plastic molded semiconductor package can be easily mounted on a printed board, and can have improved reliability after being joined on the printed board.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI DENKI KABUSHIKI KAISHA2-3 MARUNOUCHI 2-CHOME CHIYODA-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sawai, Akiyoshi Hyogo, JP 13 668
Shibata, Jun Hyogo, JP 57 1181
Shimamoto, Haruo Hyogo, JP 20 524
Tachikawa, Toru Hyogo, JP 14 479

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation