First-in, first-out (FIFO) buffer
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 24, 1998
Grant Date -
N/A
app pub date -
Feb 13, 1997
filing date -
Feb 14, 1996
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A variable sized FIFO buffer whose size changes in accordance with how much data is present to be passed between the two systems is provided. One embodiment of the FIFO buffer includes at least one lower FIFO, at least one upper FIFO, a RAM and a controller. The upper FIFO buffer receives data from a first system and the lower FIFO buffer writes data to a second system. The RAM is utilized when data can no longer flow between the upper and lower FIFO buffers, due to the lower FIFO buffer being temporarily full.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully