Tiled linear host texture storage

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5844576
SERIAL NO

08773921

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process and implementing computer system for graphics applications in which polygon information, including transparency, color and other polygon characteristics, is organized, stored and transferred in terms of areas or tiled blocks of information in a matrix configuration. The polygon bytes of texel information are organized in an exemplary 8.times.8 matrix row and column format in the graphics subsystem for improved cache-hit efficiency and translated to and from the linear addressing scheme of a host storage device when the host storage is accessed to refill the graphics cache. The bytes comprising the memory tiles of polygon information are arranged such that a complete tile of information is transferred in one burst-mode host memory access to minimize normal multi-line access arbitration and other typical access delays.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HANGER SOLUTIONS LLC44 MILTON AVENUE SUITE 254 ALPHARETTA GA 30009

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
McDonald, Timothy J Austin, TX 31 185
Wilde, Daniel P Cedar Park, TX 22 405

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation