US Patent No: 5,845,098

Number of patents in Portfolio can not be more than 2000

Address lines load reduction

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Subsystems (12-20) are coupled by a bus (44) which includes higher order address lines (62, 64) and lower order address lines (60). One or more subsystems (20) has an address connection (202) for receiving lower order addresses (76') identifying an address space (INT) within this subsystem (20). This connection (202) is coupled to the higher order address lines (62, 64) of the bus (44). An address generator (22) provides subsystem select (CS) addresses and lower order (INT) addresses. A control means (24) coupled between the address generator (22) and the bus (44), uses the subsystem select (CS) addresses to dynamically couple the lower order (INT) addresses from the address generator (22) to the higher order bus lines (62, 64) when the subsystem select (CS) address is for the chosen subsystem (20). This reduces the number of subsystems (12-20) coupled to the lower order bus lines (60) and helps equalize bus (44) loading.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
FREESCALE SEMICONDUCTOR, INC.AUSTIN, TX7614

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Baron, Natan Oranit, IL 12 54
Galanti, David Netanya, IL 5 37
Kloker, Kevin Palatine, IL 1 0
Zmora, Eitan Jerusalem, IL 13 37

Cited Art Landscape

Patent Info (Count) # Cites Year
 
ADVANCED MICRO DEVICES, INC. (1)
5,359,717 Microprocessor arranged to access a non-multiplexed interface or a multiplexed peripheral interface 29 1993
 
HITACHI, LTD. (1)
5,148,539 Address bus control apparatus 20 1991
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
4,286,321 Common bus communication system in which the width of the address field is greater than the number of lines on the bus 75 1979
 
RAMBUS INC. (1)
5,473,575 Integrated circuit I/O using a high performance bus interface 111 1992
 
SAMSUNG ELECTRONICS CO., LTD. (1)
5,235,684 System bus having multiplexed command/ID and data 22 1988
 
USAC Electronic Industrial Co., Ltd. (1)
4,374,410 Data processing system 23 1979
 
ZENITH INVESTMENTS, LLC (1)
5,638,520 Method and apparatus for distributing bus loading in a data processing system 7 1995

Patent Citation Ranking

Forward Cite Landscape

  • No Forward Cites to Display