Method for making a plasma-enhanced chemical vapor deposited SiO.sub.2 Si.sub.3 N.sub.4 multilayer passivation layer for semiconductor applications

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5851603
SERIAL NO

08891910

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method was achieved for forming a multilayer passivation layer comprised of a silicon oxide/silicon nitride/silicon oxide/silicon nitride by depositing the layers consecutively in a single PECVD system. The method consists of depositing a first SiO.sub.2 layer that serves as a stress-release layer, a thin Si.sub.3 N.sub.4 layer that serves as a buffer layer that minimizes cracking and as a passivation layer that prevents mobile alkaline ion penetration, a thin second SiO.sub.2 layer to fill and seal any remaining cracks and pinholes in the first Si.sub.3 N.sub.4 layer, and a main Si.sub.3 N.sub.4 passivation layer that prevents water and/or other corrosive chemicals from attacking the metal. Since this multilayer passivation layer can be deposited essentially pinhole-free to a thickness that is less than the prior art's passivation layer of 8000 Angstroms needed to prevent pinholes, it can be used on 0.38 to 0.25 um DRAM technology, which eliminates voids that could otherwise trap photoresist which can later cause corrosion of the metal lines.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Shiang-Peng Hsinchu, TW 8 155
Liaw, Ing-Ruey Hsinchu, TW 36 793
Tsai, Kwong-Jr Chung-Hsung, TW 6 129
Tu, Yeur-Luen Taipei, TW 253 2464

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation