Controlled oxide growth and highly selective etchback technique for forming ultra-thin oxide

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5851888
SERIAL NO

08784195

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabrication a gate dielectric in which an initial dielectric layer comprising a sacrificial portion and a permanent portion is formed on the semiconductor substrate. Thereafter the sacrificial portion is controllably removed with an etchback process. The gate dielectric is preferably comprised of oxynitride to reduce boron penetration from the conductive gate into the transistor channel region and the gate dielectric has a final thickness less than approximately 30 angstroms. The method includes providing a semiconductor substrate having channel region that is laterally displaced between a pair of source/drain regions. An upper surface of said semiconductor substrate is then cleaned and the semiconductor substrate is loaded into an oxidation chamber containing a first ambient maintained at a first temperature for a first duration to grow an initial dielectric layer over the channel region of said semiconductor substrate. The first ambient includes a nitrogen bearing species, and the initial dielectric layer includes a sacrificial portion formed over a permanent portion. A gate dielectric is then formed by etching back the initial dielectric layer at a first etch rate to remove said sacrificial portion of the gate dielectric over the channel region. The gate dielectric is then annealed in an inert ambient maintained at an anneal temperature for an anneal duration. Thereafter, a conductive gate structure is formed on the gate dielectric aligned over the channel region of the semiconductor substrate and a pair of s/d structures are formed in a pair of s/d regions respectively of said semiconductor substrate. The pair of s/d regions are laterally displaced on either side of the channel region of the semiconductor substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ADVANCED MICRO DEVICES, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gardner, Mark I Cedar Creek, TX 660 10768
Gilmer, Mark C Austin, TX 82 1276

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation