Method of forming a dram cell with a crown-fin-pillar structure capacitor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5851897
SERIAL NO

08752194

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention is a method of manufacturing a high density capacitors for use in semiconductor memories. High etching selectivity between BPSG (borophososilicate glass) and CVD-oxide (chemical vapor deposition oxide) is used to fabricate a crown shape capacitor with a plurality of horizontal fins. First, a first polysilicon layer is formed on a semiconductor substrate. A composition layer consists of BPSG and silicon oxide formed on a the first polysilicon layer. Then a contact hole is formed in the composition layer and the first polysilicon layer. A highly selective etching is then used to etch the BPSG sublayers of the composition layer. Next, a second polysilicon layer is formed in the contact hole and the composition layer. Then photolithgraphy and etching process is used to etch the second polysilicon layer, composition layer and first polysilicon layer. A third polysilicon layer is subsequently formed on the second polysilicon layer. An anisotropic etching is performed to etching the second and the third polysilicon layer. Then the composition layer is removed by BOE solution. A dielectric film is then formed along the surface of the first, second and third polysilicon layer. Finally, a forth polysilicon layer is formed on the dielectric film. Thus, a capacitor with a plurality of horizontal fins is formed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
POWERCHIP SEMICONDUCTOR CORPNO 12 LI-HSIN RD 1 SCIENCE-BASED INDUSTRIAL PARK HSIN-CHU ROC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Wu, Shye Lin Hsinchu, TW 15 208

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation