Multiple chip assembly

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5854507
SERIAL NO

09119702

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This disclosure provides a multiple chip assembly where multiple chips are stacked on top of one another using relatively low melting temperature solder balls. Preferably, the chips (either packages or flip chip attachment) are each mounted to a substrate which is larger in lateral surface area than the associated chip. Each substrate thus has a free area, not masked by the chip, which is utilized to mount a vertically-adjacent substrate. Within this free area, solder balls connect the substrates to provide for vertical logic bus propagation through the assembly and vertical heat dissipation. The solder balls are made to have a relatively low melting temperature, permitting interconnection between chip/substrate layers without affecting connection between chip and substrate or with an intervening carrier. At the same time, the layers are compressed together during such interconnection to bring a thermal transport layer in contact between the bottom of each substrate and the chip of an underlying layer, to facilitate lateral heat dissipation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AGILENT TECHNOLOGIES INC5301 STEVENS CREEK BOULEVARD MS 1A-PB SANTA CLARA CA 95051-7201

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Miremadi, Jian Sunnyvale, CA 5 322
Schuyler, Marc P Mountain View, CA 13 1151

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation