US Patent No: 5,854,918

Number of patents in Portfolio can not be more than 2000

Apparatus and method for self-timed algorithmic execution

Stats

ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

An apparatus for self-timed algorithmic execution comprises a functional logic set, a reference clock input and a pulse sequencer. The functional logic set receives input data in synchrony with a reference pulse set received at the reference clock input; performs algorithmic computations on the input data at a maximal-rate set by the pulse sequencer in accordance with the physical characteristics of the functional logic; generates output data; and transmits the output data in synchrony with the reference pulse set. The maximal-rate set by the pulse sequencer is independent of the reference pulse set. A method for self-timed algorithmic execution comprises the steps of: transferring input data to a functional logic set in synchrony with a reference clock; generating a maximal-rate pulse sequence, for driving the functional logic set at a rate dependent upon an algorithm execution time for the functional logic set but independent of the reference clock; generating output data from the functional logic set in response to the maximal-rate pulse sequence; and transferring the output data from the functional logic in synchrony with the reference clock.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
RICOH COMPANY, LTD.TOKYO15816

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Baxter, Michael A Sunnyvale, CA 26 708

Cited Art

Patent Info (Count) # Cites Year
 
BIPOLAR INTEGRATED TECHNOLOGY, INC. (3)
4,876,660 Fixed-point multiplier-accumulator architecture 80 1987
4,972,362 Method and apparatus for implementing binary multiplication using booth type multiplication 31 1988
4,982,352 Methods and apparatus for determining the absolute value of the difference between binary operands 18 1989
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
5,018,093 High performance self-checking adder having small circuit area 14 1990
5,553,276 Self-time processor with dynamic clock generator having plurality of tracking elements for outputting sequencing signals to functional units 86 1994
 
MICRON TECHNOLOGY, INC. (2)
4,841,468 High-speed digital multiplier architecture 25 1987
5,153,848 Floating point processor with internal free-running clock 17 1990
 
NXP B.V. (2)
5,117,386 Full adder circuit 11 1990
5,566,079 Parameterized generic multiplier complier 6 1992
 
XILINX, INC. (2)
5,483,478 Method and structure for reducing carry delay for a programmable carry chain 30 1994
5,566,123 Synchronous dual port ram 70 1995
 
AGILENT TECHNOLOGIES, INC. (1)
5,038,117 Multiple-modulator fractional-N divider 105 1990
 
APPLE INC. (1)
5,511,181 Polycyclic timing system and apparatus for pipelined computer operation 5 1993
 
BRIDGE CROSSING, LLC (1)
5,450,607 Unified floating point and integer datapath for a RISC processor 37 1993
 
CYPRESS SEMICONDUCTOR CORPORATION (1)
5,502,403 High speed configuration independent programmable macrocell 10 1994
 
FREESCALE SEMICONDUCTOR, INC. (1)
5,173,617 Digital phase lock clock generator without local oscillator 59 1989
 
INTEL CORPORATION (1)
4,737,926 Optimally partitioned regenerative carry lookahead adder 27 1986
 
LSI LOGIC CORPORATION (1)
5,175,453 Configurable pulse generator, especially for implementing signal delays in semiconductor devices 9 1992
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (1)
4,682,303 Parallel binary adder 24 1984
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
5,509,040 Frequency divider 3 1994
 
RAYTHEON COMPANY (1)
4,707,800 Adder/substractor for variable length numbers 141 1985
 
RCA LICENSING CORPORATION, TWO INDEPENDENCE WAY, PRINCETON, NJ 08540, A CORP. OF DE (1)
4,322,643 Digital phase comparator with improved sensitivity for small phase differences 39 1980
 
RICOH COMPANY, LTD. (1)
5,511,173 Programmable logic array and data processing unit using the same 93 1994
 
TECHNIC, INC. (1)
5,047,975 Dual mode adder circuitry with overflow detection and substitution enabled for a particular mode 35 1987
 
TERADATA US, INC. (1)
5,109,394 All digital phase locked loop 53 1990
 
UNISYS CORPORATION (1)
5,576,982 Fast significant bit calculator and its application to integer multiplication and division 5 1994
 
UNIVERSITY OF WASHINGTON (1)
5,710,910 Asynchronous self-tuning clock domains and method for transferring data among domains 31 1994

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
MARVELL INTERNATIONAL LTD. (34)
7,492,545 Method and system for automatic time base adjustment for disk drive servo controllers 0 2003
7,457,903 Interrupt controller for processing fast and regular interrupts 5 2003
7,219,182 Method and system for using an external bus controller in embedded disk controllers 8 2003
7,080,188 Method and system for embedded disk controllers 9 2003
7,064,915 Method and system for collecting servo field data from programmable devices in embedded disk controllers 9 2003
7,039,771 Method and system for supporting multiple external serial port devices using a serial port controller in embedded disk controllers 6 2003
7,111,228 System and method for performing parity checks in disk storage system 8 2003
7,007,114 System and method for padding data blocks and/or removing padding from data blocks in storage controllers 3 2003
7,526,691 System and method for using TAP controllers 1 2003
7,287,102 System and method for concatenating data 5 2004
7,139,150 Method and system for head position control in embedded disk drive controllers 3 2004
7,870,346 Servo controller interface module for embedded disk controllers 2 2004
7,120,084 Integrated memory controller 2 2004
8,166,217 System and method for reading and writing data using storage controllers 0 2004
7,757,009 Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device 0 2004
7,386,661 Power save module for storage controllers 2 2004
7,240,267 System and method for conducting BIST operations 1 2004
7,609,468 Method and system for read gate timing control for storage controllers 3 2005
7,975,110 Method and system for supporting multiple external serial port devices using a serial port controller in embedded disk controllers 0 2006
7,336,435 Method and system for collecting servo field data from programmable devices in embedded disk controllers 0 2006
7,559,009 System and method for performing parity checks in disk storage systems 4 2006
7,596,053 Integrated memory controller 4 2006
7,286,441 Integrated memory controller 2 2006
7,471,485 Method and system for head position control in embedded disk drive controllers 0 2006
7,853,747 Method and system for using an external bus controller in embedded disk controllers 0 2007
8,015,448 System and method for conducting BIST operations 0 2007
7,535,791 Integrated memory controller 0 2007
8,417,900 Power save module for storage controllers 0 2008
7,870,320 Interrupt controller for prioritizing interrupt requests in an embedded disk controller 0 2008
8,116,026 Method and system for head position control in embedded disk drive controllers 0 2008
8,189,285 Method and system for automatic time base adjustment for disk drive servo controllers 0 2009
8,023,217 Method and system for read gate timing control for storage controllers 0 2009
7,984,252 Storage controllers with dynamic WWN storage modules and methods for managing data and connections between a host and a storage device 0 2010
8,370,541 Method and system for processing frames in storage controllers 0 2010
 
RICHTER, THOMAS, MR. (34)
7,174,443 Run-time reconfiguration method for programmable units 3 2000
7,003,660 Pipeline configuration unit protocols and communication 19 2001
7,595,659 Logic cell array and bus system 27 2001
7,444,531 Methods and devices for treating and processing data 16 2002
7,010,667 Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity 133 2002
7,657,877 Method for processing data 25 2002
7,996,827 Method for the translation of programs for reconfigurable architectures 3 2002
7,480,825 Method for debugging reconfigurable architectures 2 2002
7,577,822 Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization 9 2002
7,434,191 Router 16 2002
8,429,385 Device including a field having function cells and information providing cells controlled by the function cells 0 2002
8,281,108 Reconfigurable general purpose processor having time restricted configurations 0 2003
8,127,061 Bus systems and reconfiguration methods 0 2003
6,968,452 Method of self-synchronization of configurable elements of a programmable unit 0 2003
7,036,036 Method of self-synchronization of configurable elements of a programmable module 4 2003
7,657,861 Method and device for processing data 3 2003
8,156,284 Data processing method and device 1 2003
7,394,284 Reconfigurable sequencer structure 17 2003
6,990,555 Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.) 1 2004
7,565,525 Runtime configurable arithmetic and logic cell 19 2004
7,844,796 Data processing device and method 2 2004
8,301,872 Pipeline configuration protocol and configuration unit communication 0 2005
7,822,881 Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like) 2 2005
8,250,503 Hardware definition method including determining whether to implement a function as hardware or software 0 2007
8,156,312 Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units 0 2007
7,840,842 Method for debugging reconfigurable architectures 0 2007
7,650,448 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 25 2008
7,602,214 Reconfigurable sequencer structure 0 2008
8,209,653 Router 0 2008
8,099,618 Methods and devices for treating and processing data 1 2008
8,145,881 Data processing device and method 1 2008
8,069,373 Method for debugging reconfigurable architectures 0 2009
7,822,968 Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs 1 2009
8,058,899 Logic cell array and bus system 1 2009
 
PACT XPP TECHNOLOGIES AG (4)
6,542,998 Method of self-synchronization of configurable elements of a programmable module 69 1999
6,526,520 Method of self-synchronization of configurable elements of a programmable unit 50 2000
7,028,107 Process for automatic dynamic reloading of data flow processors (DFPS) and units with two- or three- dimensional programmable cell architectures (FPGAS, DPGAS, and the like) 34 2002
7,467,296 Runtime configurable arithmetic and logic cell 0 2004
 
QLOGIC CORPORATION (3)
6,317,842 Method and circuit for receiving dual edge clocked data 5 1999
8,032,674 System and method for controlling buffer memory overflow and underflow conditions in storage controllers 0 2004
7,802,026 Method and system for processing frames in storage controllers 2 2004
 
PACT INFORMATIONSTECHNOLOGIE AG (2)
7,266,725 Method for debugging reconfigurable architectures 16 2001
7,210,129 Method for translating programs for reconfigurable architectures 54 2001
 
PACT GMBH (1)
7,237,087 Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells 43 2002
 
PACT INFORMATIONSTECHNOLOGIE GMBH (1)
8,230,411 Method for interleaving a program over a plurality of cells 2000
 
PACTXPP TECHNOLOGIES AG (1)
7,581,076 Methods and devices for treating and/or processing data 1 2002
 
RICOH COMPANY, LTD. (1)
6,675,306 Method and apparatus for phase-lock in a field programmable gate array (FPGA) 5 2000
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (9)
7,782,087 Reconfigurable sequencer structure 0 2009
8,312,301 Methods and devices for treating and processing data 0 2009
8,281,265 Method and device for processing data 0 2009
7,899,962 I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures 0 2009
7,928,763 Multi-core processing system 0 2010
8,312,200 Processor chip including a plurality of cache elements connected to a plurality of processor cores 0 2010
8,195,856 I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures 0 2010
8,310,274 Reconfigurable sequencer structure 0 2011
8,407,525 Method for debugging reconfigurable architectures 0 2011