Method for automatically routing circuits of very large scale integration (VLSI)

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5856927
SERIAL NO

08432236

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An automated routing tool for routing interconnections between circuit elements, standard cells and/or cell blocks of cell-based designs which incorporates the best features of both currently known gate array routing techniques with currently known cell-based routing techniques. The invention eliminates the disadvantages of permitting the detailed router to adjust the relative positions of the circuit elements, standard cells and/or cell blocks during the detailed routing process. The method employs a topology manager which iteratively compacts the circuit topology while at the same time optimizing the routing of the interconnections among the circuit elements, standard cells and/or cell blocks of the circuit design. The method employs bin-based global routing, which identifies expandable boundaries and which provides input to a compaction routine which expands or contracts the expandable areas in accordance with the result of the global routing process. The detailed routing step is not performed until after the relative positions of the circuit elements, cells and/or cell blocks have been already fixed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • VLSI TECHNOLOGY, INC.

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fawcett, Christine Los Altos Hill, CA 1 84
Gelfund, Eugenia San Jose, CA 1 84
Greidinger, Jacob Cupertino, CA 3 182
Hartoog, Mark R Los Gatos, CA 10 330
Markosian, Ara Sunnyvale, CA 6 425
Sakhamuri, Prasad Campbell, CA 2 98

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation