Efficient multiprocessing for cell placement of integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5859782
SERIAL NO

08798648

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for maximizing effectiveness of parallel processing, using multiple processors, to achieve an optimal cell placement layout of a core area of an integrated chip is disclosed. The method requires the core area to be divided into preferably a grid of rectangular regions. Then, the rectangular region is sequenced such that each region of the sequence is not adjacent to the previous or the next region of the sequence, and is sufficiently far from the previous and from the next region of the sequence such that when multiple processors are assigned to consecutive regions of the sequence to perform cell placement algorithms, area-conflicts are minimized eliminating the need to limit the distances the cells may be moved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Andreev, Alexander E Moskovskaga Oblast, RU 147 4411
Pavisic, Ivan Cupertino, CA 56 1790
Scepanovic, Ranko San Jose, CA 165 5904

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation