Variable rate clock for timing recovery and method therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5875218
SERIAL NO

08422204

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Apparatus and method are provided that can be advantageously included in a timing phase-locked loop for finally adjusting the period of a timing signal being controlled by that loop. The loop filter receives the timing signal and generates a loop error signal indicative of whether the period of the timing signal should be held the same, increased or decreased. A strobe signal is also generated each time that the timing signal is to be so corrected. The error signal and strobe signal are provided to a function generator such as a state machine. Each time that the function generator is strobed by the strobe signal, it produces a count signal whose value is representative of N, N+C or N-C, where N and C are integers and C represents a preset desired increment of change for the timing signal per strobe, i.e. the fineness of the adjustment of the timing signal. When not strobed by the strobe signal, the state machine produces a count signal of value N. When the state machine is strobed by the strobe signal and the error signal indicates that the timing signal should be held as is, the state machine remains in a first state such that the count signal has a value of N. If the state machine is strobed by the strobe signal and the error signal indicates that the period of the timing signal should be increased, then the state machine moves to a second state such that a digital count signal of N+C is generated once, after which the state machine returns to the first state. If the state machine is strobed by the strobe signal and the error signal indicates that the period of the timing signal should be decreased, then the state machine is moved to a third state such that a digital count signal of N-C is produced once, after which the state machine returns to the first state. The count signal is provided in parallel to a divide-by counter, which also receives a clock signal having a fixed frequency N times the frequency of the timing signal. The counter divides the clock signal by the value of the count signal to produce the timing signal. This timing signal is provided to the loop filter. The timing signal can also be used for example to clock in data.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
UNISYS CORPORATION801 LAKEVIEW DRIVE SUITE 100 BLUE BELL PA 19422

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Barham, Steven T Salt Lake City, UT 24 542
Kingston, Samuel C Salt Lake City, UT 70 922
Small, Charles A Midvale, UT 1 15

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation